

# RESTART TABLE

Name	Code	Restart Address
RST 0	C7	000016
RST 1	CF	000816
RST 2	D7	001016
RST 3	DF	001816
RST 4	E7	002016
TRAP	Hardware* Function	002416
RST 5	EF	002816
RST 5.5	Hardware* Function	002C16
RST 6	F7	003016
RST 6.5	Hardware* Function	003416
RST 7	FF	003816
RST 7.5	Hardware* Function	003C16

\*NOTE: The hardware functions refer to the on-chip interrupt feature of the 8085 only.

00 NOP	28 DCX H	56 MOV D.M
01 LXI B, dble	2C INR L	57 MOV D.A
02 STAX B	2D INR L	58 MOV E.B
03 INX B	2E MVI L, byte	59 MOV E.C
04 INR B	2F CMA	5A MOV E.D
05 DCR B	30 SIM	5B MOV E.E
06 MVI B, byte	31 LXI SP, dble	5C MOV E.H
07 RLC	32 STA adr	5D MOV E.L
08 ---	33 INX SP	5E MOV E.M
09 DAD B	34 INR M	5F MOV E.A
0A LDAX B	35 DCR M	60 MOV H.B
0B DCX B	36 MVI M, byte	61 MOV H.C
0C INR C	37 STC	62 MOV H.D
0D DCR C	38 ---	63 MOV H.E
0E MVI C, byte	39 DAD SP	64 MOV H.H
0F RRC	3A LDA adr	65 MOV H.L
10 ---	3B DCX SP	66 MOV H.M
11 LXI D, dble	3C INR A	67 MOV H.A
12 STAX D	3D DCR A	68 MOV L.B
13 INX D	3E MVI A, byte	69 MOV L.C
14 INR D	3F CMC	6A MOV L.D
15 DCR D	40 MOV B.B	6B MOV L.E
16 MVI D, byte	41 MOV B.C	6C MOV L.H
17 RAL	42 MOV B.D	6D MOV L.L
18 ---	43 MOV B.E	6E MOV L.M
19 DAD D	44 MOV B.H	6F MOV L.A
1A LDAX D	45 MOV B.L	70 MOV M.B
1B DCX D	46 MOV B.M	71 MOV M.C
1C INR E	47 MOV B.A	72 MOV M.D
1D DCR E	48 MOV B.B	73 MOV M.E
1E MVI E, byte	49 MOV C.C	74 MOV M.H
1F RAR	4A MOV C.D	75 MOV M.L
20 RIM	4B MOV C.E	76 HLT
21 LXI H, dble	4C MOV C.H	77 MOV M.A
22 SHLD adr	4D MOV C.L	78 MOV M.B
23 INX H	4E MOV C.M	79 MOV M.C
24 INR H	4F MOV C.A	7A MOV M.D
25 DCR H	50 MOV D.B	7B MOV M.E
26 MVI H, byte	51 MOV D.C	7C MOV M.H
27 DAA	52 MOV D.D	7D MOV M.L
28 ---	53 MOV D.E	7E MOV M.A
29 DAD H	54 MOV D.H	7F MOV M.A
2A LHLD adr	55 MOV D.L	80 ADD B

\*8085 Only

All mnemonics copyright Intel Corporation 1976.

# MEX-ASCII TABLE

00 NUL	21 !	42 B	63 c
01 SOH	22 "	43 C	64 d
02 STX	23 #	44 D	65 e
03 ETX	24 \$	45 E	66 f
04 EOT	25 %	46 F	67 g
05 ENQ	26 &	47 G	68 h
06 ACK	27 '	48 H	69 i
07 BEL	28 (	49 I	6A j
08 BS	29 )	4A J	6B k
09 HT	2A *	4B K	6C l
0A LF	2B +	4C L	6D m
0B VT	2C ,	4D M	6E n
0C FF	2D -	4E N	6F o
0D CR	2E .	4F O	70 p
0E SO	2F /	50 P	71 q
0F SI	30 0	51 Q	72 r
10 DLE	31 1	52 R	73 s
11 DC1 (X-ON)	32 2	53 S	74 t
12 DC2 (TAPE)	33 3	54 T	75 u
13 DC3 (X-OFF)	34 4	55 U	76 v
14 DC4 (TAPE)	35 5	56 V	77 w
15 NAK	36 6	57 W	78 x
16 SYN	37 7	58 X	79 y
17 ETB	38 8	59 Y	7A z
18 CAN	39 9	5A Z	7B {
19 EM	3A :	5B [	7C }
1A SUB	3B ;	5C \	7D _
1B ESC	3C <	5D	(ALT MODE)
1C FS	3D =	5E ^	(?)
1D GS	3E >	5F _	(-)
1E RS	3F ?	60 `	7F DEL
1F US	40 @	61 a	(RUB OUT)
20 SP	41 A	62 b	

INTEL CORPORATION  
3065 Bowers Avenue  
Santa Clara, California 95051  
Tel: (408) 987-9080

INTEL JAPAN CORPORATION  
Flower Hill-Shinmachi East Bldg.  
1-23-9, Shinmachi, Setagaya-ku  
Tokyo 154, Japan  
Tel: (03) 426-9261

INTEL INTERNATIONAL  
Rue du Moulin à Papier  
51-Boite 1  
B-1160 Brussels, Belgium  
Tel: (02) 660 30 10

Printed in U.S.A./A348/0481/100K BL

# intel 8085/8080 Assembly Language Reference Card

March 1979



©Intel Corporation, 1979

9800438D

# DATA TRANSFER GROUP

Move	Move (cont)	Move IMMED. ADDR.
MOV A, A 7F	MOV E, A 5F	MVI A, byte 3E
MOV B, B 78	MOV F, B 58	MVI B, byte 06
MOV C, C 79	MOV D, C 59	MVI C, byte 0E
MOV D, D 7A	MOV E, D 5A	MVI D, byte 16
MOV E, E 7B	MOV F, E 5B	MVI E, byte 1E
MOV H, H 7C	MOV I, H 5C	MVI H, byte 26
MOV L, L 7D	MOV J, L 5D	MVI L, byte 2E
MOV M, M 7E	MOV K, M 5E	MVI M, byte 36
MOV B, B 47	MOV H, B 67	Load IMM. ADDR.
MOV B, B 40	MOV H, B 60	
MOV C, C 41	MOV H, C 61	
MOV D, D 42	MOV H, D 62	
MOV E, E 43	MOV H, E 63	
MOV H, H 44	MOV H, H 64	
MOV L, L 45	MOV H, L 65	
MOV M, M 46	MOV H, M 66	
MOV C, C 4F	MOV L, C 6F	
MOV B, B 48	MOV L, B 68	
MOV C, C 49	MOV L, C 69	
MOV D, D 4A	MOV L, D 6A	
MOV E, E 4B	MOV L, E 6B	
MOV H, H 4C	MOV L, H 6C	
MOV L, L 4D	MOV L, L 6D	
MOV M, M 4E	MOV L, M 6E	
MOV D, D 57	MOV M, D 77	
MOV B, B 50	MOV M, B 70	
MOV C, C 51	MOV M, C 71	
MOV D, D 52	MOV M, D 72	
MOV E, E 53	MOV M, E 73	
MOV H, H 54	MOV M, H 74	
MOV L, L 55	MOV M, L 75	
MOV M, M 56	MOV M, M 76	
XCHG EB		

byte = constant, or logical arithmetic expression that evaluates to an 8-bit data quantity. (Second byte of 2-byte instructions)  
dble = constant, or logical arithmetic expression that evaluates to a 16-bit data quantity. (Second and third bytes of 3-byte instructions)  
adr = 16-bit address. (Second and third bytes of 3-byte instructions)  
\* = all flags (C, Z, S, P, AC) affected  
\*\* = all flags except CARRY affected. (exception INX and DCX affect no flags)  
† = only CARRY affected

# ARITHMETIC AND LOGICAL GROUP

Add*	Increment**	Logical*
ADD A 87	INR B 04	ANA A 7
ADD B 80	INR C 0C	ANA B A0
ADD C 81	INR D 14	ANA C A1
ADD D 82	INR E 1C	ANA D A2
ADD E 83	INR H 24	ANA E A3
ADD H 84	INR L 2C	ANA H A4
ADD L 85	INR M 34	ANA L A5
ADD M 86	INR SP 33	ANA M A6
ADC A 8F	INX B 03	XRA A AF
ADC B 88	INX C 13	XRA B A8
ADC C 89	INX D 23	XRA C A9
ADC D 8A	INX E 33	XRA D AA
ADC E 8B	INX H 33	XRA E AB
ADC H 8C	INX L 33	XRA H AC
ADC L 8D	INX M 33	XRA L AD
ADC M 8E	INX SP 33	XRA M AE
SUB A 97	DCR B 0B	ORA A B7
SUB B 90	DCR C 0B	ORA B B0
SUB C 91	DCR D 1B	ORA C B1
SUB D 92	DCR E 2B	ORA D B2
SUB E 93	DCR H 3B	ORA E B3
SUB H 94	DCR L 4B	ORA H B4
SUB L 95	DCR M 5B	ORA L B5
SUB M 96	DCR SP 6B	ORA M B6
ORA A 87	DCX B 0B	CMP A BF
ORA B 88	DCX C 1B	CMP B B8
ORA C 89	DCX D 2B	CMP C B9
ORA D 8A	DCX E 3B	CMP D BA
ORA E 8B	DCX H 4B	CMP E BB
ORA H 8C	DCX L 5B	CMP H BC
ORA L 8D	DCX M 6B	CMP L BD
ORA M 8E	DCX SP 7B	CMP M BE
DAA* 27	ROTATE†	Arith & Logical Immediate
CMA 2F	RLC 07	ADI byte C6
STC† 37	RRC 0F	ACI byte CE
CMC† 3F	RAL 17	SUI byte D6
	RAR 1F	SBI byte DE
		ANI byte E6
		XRI byte EE
		ORI byte F6
		ORI byte FE

# BRANCH CONTROL GROUP

Jump	Stack Ops	Pseudo Instruction
JMP adr C3	PUSH B C5	General:
JNZ adr C2	PUSH D D5	ORG
JZ adr CA	PSW E5	END
JNC adr D2	PSW F5	EOU
JC adr DA	PCP B C1	SET
JPO adr EA	PCP D D1	DS
JP adr F2	PCP F F1	DB
JM adr FA	PCP F F1	DW
PCHL E9	XTHL E3	Macro:
	SPHL F9	MACRO
CALL adr CD	Input/Output	ENDM
CNZ adr C4	OUT byte D3	LOCAL
CZ adr CC	IN byte DB	REPT
CNC adr D4	Control	IRPC
CC adr EC		EXITM
CPO adr E4		
CPE adr EC		
CP adr F4		
CM adr FC		
RET C9		Relocation:
RNZ C0		ASEG NAME
RZ C8		DSEG STKLN
RNC D0		CSEG STACK
RC D8		PUBLIC MEMORY
RPO E0		EXTRN
RPE E8		
RP F0		
RM F8		
RST 0 C7		Conditional Assembly:
RST 1 CF		IF
RST 2 D7		ELSE
RST 3 DF		ENDIF
RST 4 E7		
RST 5 EF		
RST 6 F7		
RST 7 FF		

# ASSEMBLER REFERENCE

Operators
0BDH Hex
105D Decimal
105 Octal
720 Binary
720 ASCII

# I/O AND MACHINE CONTROL

Stack Ops	Input/Output	Control
PUSH B C5	OUT byte D3	DI F3
PUSH D D5	IN byte DB	EI FB
PSW E5		NOI 00
PCP B C1		HLT 76
PCP D D1		
PCP F F1		
XTHL E3		
SPHL F9		
Input/Output		
OUT byte D3		
IN byte DB		
Control		
DI F3		
EI FB		
NOI 00		
HLT 76		

# INTEL® 8080/8085 INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION	REGISTER-PAIR ORGANIZATION
<p>FLAG BYTE</p> <p>S Z X AC V P X C</p> <p>CARRY PARITY AUX CARRY ZERO SIGN</p> <p>X UNDEFINED</p>	<p>PSW</p> <p>A (8) FLAGS (8)</p> <p>B (B/C) (16)</p> <p>D (D/E) (16)</p> <p>H (H/L) (16)</p> <p>Prog. Ctr. (16)</p> <p>Stack Ptr. (16)</p>

NOTE: Leftmost byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

# BRANCH CONTROL INSTRUCTIONS

Flag Condition	Jump	Call	Return
Zero=True	JZ CA	CZ CC	RZ CB
Zero=False	JNZ C2	CNZ C4	RNZ C8
Carry=True	JC DA	CC DC	RC C0
Carry=False	JNC D2	CNC D4	RNC D0
Sign=Positive	JP F2	CP F4	RP F0
Sign=Negative	JM FA	CM FC	RM F8
Parity=Even	JPE EA	CPE EC	RPE E0
Parity=Odd	JPO E2	CPO E4	RPO E8
Unconditional	JMP C3	CALL CD	RET C9

# ACCUMULATOR OPERATIONS

Code	Function
XRA A	Clear A and Clear Carry
ORA A	Clear Carry
CMA	Complement Carry
STC	Set Carry
RLC	Rotate Left
RRC	Rotate Right
RAL	Rotate Left Thru Carry
RAR	Rotate Right Thru Carry
DAA	Decimal Adjust Accum

# REGISTER PAIR AND STACK OPERATIONS

Function	Register Pair
Increment Register Pair	SP
Decrement Register Pair	PC
Load A Indirect (Reg. Pair holds Adrs)	SP
Store A Indirect (Reg. Pair holds Adrs)	PC
Load H-L Direct (Bytes 2 and 3 hold Adrs)	SP
Store H-L Direct (Bytes 2 and 3 hold Adrs)	PC
Load Reg. Pair Immediate (Bytes 2 and 3 hold immediate data)	SP
Load PC with H-L (Branch to Adrs in H-L)	PC
Exchange Reg. Pairs D-E and H-L	SP
Add Reg. Pair to H-L	PC
Push Reg. Pair on Stack	SP
Pop Reg. Pair off Stack	PC
Exchange H-L with Top of Stack	SP
Load SP with H-L	PC